

AMENDMENTS TO THE SPECIFICATION

Please amend the specification as follows:

[0050] To schedule a packet for departure, DTP circuit 304 determines which of the departure times stored therein is the earliest, e.g., which TD has the lowest counter value. For some embodiments, DTP circuit 304 compares selected departure times stored therein with each other to determine which departure time is the earliest. Token generator 306 generates a token that is the index or address of the storage location in DTP circuit 304 containing the earliest TD. In this manner, DTP circuit 304 operates as a queuing mechanism for ~~packet processed~~ packets processed by system 100.

[0084] CAM device 902 includes an extra column of CAM cells 912 for storing a most-recent bit (M-bit) 912 for each row 910. Each M-bit 912 indicates whether the flow ID stored in the corresponding row 910 is associated with the most recently accepted packet for that flow. Upon reset or power-up, the M-bits are initially de-asserted to logic 0. When ~~an flow~~ a flow ID entry is stored in a row 910 of CAM device 902, its corresponding M-bit is asserted to logic 1. When a next packet of the same flow is received, the M-bit corresponding to the next (e.g., most recently received) packet is asserted, and the M-bit corresponding to the previous packet of the same flow is de-asserted. Thus, for any given flow, only the flow ID entry corresponding to the most recently received packet of that flow has an asserted M-bit.

[0088] The M-bit 912 in CAM device 902 corresponding to the previous packet of the flow is updated to indicate that the packet is no longer the most recently received packet for the flow (1012). For example, the asserted match line ML of CAM device 902 can be used to select the matching row for a write operation by driving the word line WL of the CAM row 910 in response to ML via MUX ~~920, e.g.,~~ 920 (e.g., by asserting MUX_SEL2 ~~(e.g.,~~ to logic high). The write enable signal WE2 is asserted, and read/write circuit 906 de-asserts the M-bit, for example, by writing a logic 0 to the M-bit location 912 of the matching row. For some embodiments, a latch (not shown for

simplicity) may be coupled to each match line ML to latch its logic state for subsequent addressing of CAM device 902.

[0110] Conversely, if MODE is not set to the first state (e.g., $\text{MODE} \neq \text{S1}$), at ~~tested at~~ as tested at 1402, MODE is further examined at 1404. If MODE is set to a second state that indicates that all traffic is to be throttled (e.g., $\text{MODE} = \text{S2}$), instruction decoder 1302 asserts EN_ALL , which causes DTC circuit 302 to adjust $1/\text{BW}$ by BMF for departure time calculations for all packets, regardless of its traffic flow or traffic type (1405).

[0112] If MODE is set to a fourth state that indicates that only specified traffic types are to be throttled (e.g., $\text{MODE} = \text{S4}$), then only packets belonging to flows of the specified traffic type are throttled (1407). For example, instruction decoder 1302 asserts EN_THRT and de-asserts EN_ALL , and a specified TTI is provided to comparand register 904 as a search key, which is ~~turn in turn~~ provides the specified TTI to CAM device 902 for comparison with the TTI entries 1103 stored in CAM device 902. If there is match, match flag logic 908 asserts $/\text{MF}$. In response to the asserted $/\text{MF}$ and the asserted EN_THRT , DTC circuit 302 adjusts $1/\text{BW}$ by BMF when calculating the packet's departure time. If there is not a match, match flag logic 908 de-asserts $/\text{MF}$. In response to the de-asserted $/\text{MF}$ and the asserted EN_THRT , DTC circuit 302 calculates the departure time for the packet without adjusting $1/\text{BW}$ by BMF.

[0116] Traffic management processor 1500 includes all of the elements of traffic management processor 900 of FIG. 9, with the addition of a parameter table 1502 inserted between CAM device 902 and DTP circuit 404. Traffic management processor 1500 also includes a read/write circuit 1504 and policing logic 1506. Parameter table 1502 may be any suitable buffer or memory element, ~~and element~~ and includes n rows 1508 to store flow parameters FP for up to n corresponding packets. Each row 1508 of parameter table 1502 is coupled to a corresponding row 910 of CAM 902 via a match line ML, and is coupled to a corresponding row 422 of table 420 of DTP 404 via a word line WL2. For one embodiment, each ML and its corresponding word line WL2 are the same line. Thus, the parameters stored in each row 1508 of parameter table 1502 are associated with a flow ID stored in a

corresponding row of CAM 902, a departure time stored in a corresponding row 422 of table 420, and a payload stored in a corresponding location of packet buffer memory 102.